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ABSTRACT

A process is disclosed for in-situ fabricating a semiconductor component imbedded in a substrate. A substrate is
ablated with a first laser beam to form a void therein. A first
conductive element is formed in the void of the substrate
with a second laser beam. A semiconductor material is
deposited upon the first conductive element with a third laser
beam operating in the presence of a depositing atmosphere.
A second conductive element is formed on the first semiconductor material with a fourth laser beam. The process
may be used for fabricating a Schottky barrier diode or a
junction field effect transistor and the like.
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PROCESS FOR FABRICATING
SEMICONDUCTOR COMPONENT

tion relates to Si-Ge-C compositions, especially for use
as etch-stops and related processes and etchants useful for
microelectronic and nanotechnology fabrication.
U.S. Pat. No. 5,961,877 to Robinson et al discloses
silicon-germanium-based compositions comprising silicon,
germanium, and carbon Si-Ge--C, methods for growing
Si-Ge-C epitaxial layer(s) on a substrate, etchants especially suitable for Si--Ge--C etch-stops, and novel methods
of use for Si--Ge--C compositions. In particular, the invention relates to Si-Ge-C compositions, especially for use
as etch-stops and related processes and etchants useful for
microelectronic and nanotechnology fabrication.
U.S. Pat. No. 6,064,081 to Robinson et al discloses
silicon-germanium-based compositions comprising silicon,
germanium, and carbon (Si--Ge--C), methods for growing
Si-Ge-C epitaxial layer(s) on a substrate, etchants especially suitable for Si--Ge--C etch-stops, and novel methods
of use for Si--Ge--C compositions. In particular, the invention relates to Si-Ge-C compositions, especially for use
as etch-stops and related processes and etchants useful for
microelectronic and nanotechnology fabrication.
U.S. Pat. No. 6,221,154 to Lee et al. discloses a method
and an apparatus developed to grow beta-silicon carbide
nanorods, and prepare patterned field-emitters using different kinds of chemical vapor deposition methods. The apparatus includes graphite powder as the carbon source, and
silicon powder as silicon sources. Metal powders (Fe, Cr
and/or Ni) are used as catalyst. Hydrogen was the only
feeding gas to the system.
U.S. Pat. No. 6,274,234 to Dujardin et al. discloses atomic
wires of great length and great stability formed on the
surface of a SiC substrate as straight chains of dimers of an
element chosen from amongst SiC and C. In order to
produce same, layers of the element are formed on the
surface and the assembly is constructed by means of annealings of the surface provided with the layers. The resulting
wires have application to nanoelectronics.
U.S. Pat. No. 6,313,015 to Lee et al. discloses silicon
nanowires and silicon nanoparticle chains formed by the
activation of silicon monoxide in the vapor phase. The
silicon monoxide source may be solid or gaseous, and the
activation may be by thermal excitation, laser ablation,
plasma or magnetron sputtering. The present invention produces large amounts of silicon nanowires without requiring
the use of any catalysts that may cause contamination.
U.S. Pat. No. 6,334,939 to Zhou et al. discloses a nanostructure based material capable of accepting and reacting
with an alkali metal such as lithium. The material exhibits a
reversible capacity ranging from at least approximately 900
mAh/g-1,500 mAh/g. The high capacity of the material
makes it attractive for a number of applications, such as a
battery electrode material.
U.S. Pat. No. 6,407,443 to Chen et al. discloses a method
for forming a platen useful for forming nanoscale wires for
device applications comprising: (a) providing a substrate
having a major surface; (b) forming a plurality of alternating
layers of two dissimilar materials on the substrate to form a
stack having a major surface parallel to that of the substrate;
(c) cleaving the stack normal to its major surface to expose
the plurality of alternating layers; and (d) etching the
exposed plurality of alternating layers to a chosen depth
using an etchant that etches one material at a different rate
than the other material to thereby provide the surface with
extensive strips of indentations and form the platen useful
for molding masters for nano-imprinting technology. The
pattern of the platen is then imprinted into a substrate
comprising a softer material to form a negative of the

CROSS-REFERENCE TO RELATED
APPLICATIONS
This application claims benefit of U.S. patent Provisional
application Ser. No. 60/575,851 filed Jun. 1, 2004. All
subject matter set forth in provisional application Ser. No.
60/575,851 is hereby incorporated by reference into the
present application as if fully set forth herein.
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BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to the fabrication of semiconductor
components and more particularly to the in-situ fabrication
of semiconductor components imbedded within a substrate
through a laser synthesis process.
2. Description of the Related Art
Certain ceramics, such as silicon carbide (SiC) and aluminum nitride (AlN), are known to exhibit Certain ceramics,
such as silicon carbide (SiC) and aluminum nitride (AlN),
are known to exhibit electrical properties ranging including
insulating properties, semiconducting properties as well as
conducting properties. It is well known alumina (Al203)
dominates the dielectric market as an integrating substrate or
device carrier in electronics packaging. BN, AlN, SiC and
diamond are also of interest, due to the thermal coefficient of
expansion (TCE) and for the dielectric constant and higher
thermal conductivity than that of Al203. SiC, AlN, BN,
GaN and diamond also exhibit a wide-band gap and chemical resistance as well as exhibiting properties from a semiconductor to an insulator. These properties are of substantial
interest for high temperature applications approaching
1000° C. and for aggressive environment applications. In
addition, these properties are desirable for high density
integrated circuit packing.
In the prior art, metallization methods, including dry-film
imaging and screen printing have been used for the production of conductive patterns on alumina. However, metal
compatibility difficulties with high thermal conductivity
ceramic materials such as AlN and SiC, have not been
completely solved. Copper and silver paste exhibits a TCE
mismatch aggravated by high temperatures as well as being
subject to oxidation that increases the resistivity. In particular, bonding of copper to AlN has proved to be nontrivial. A
lumina or stoichiometric aluminum oxynitride (AlON) coatings must be developed on the AlN surface through passivation processes. These passivation processes have poor
reproducibility. Thus, the direct laser synthesis of conductors in AlN, SiC and diamond substrates appears to provide
solutions to this long standing prior art problem with regard
to metallization and for more simple processing techniques
for creating devices and circuitry that are compatible with
selected ceramic substrates, while satisfying the need for
higher temperature, aggressive environment, and higher
density integrated circuit packaging applications. The following U.S. patents illustrate apparatuses and methods represent some of the attempts of the prior art for developing
conductor and semiconductor components.
U.S. Pat. No. 5,906,708 to Robinson et al discloses
silicon-germanium-based compositions comprising silicon,
germanium, and carbon (Si--Ge--C), methods for growing
Si-Ge-C epitaxial layer(s) on a substrate, etchants especially suitable for Si-Ge-C etch-stops, and novel methods
of use for Si--Ge--C compositions. In particular, the inven-
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pattern, which is then used in further processing to form
nanowires. The nanoscale platen thus comprises a plurality
of alternating layers of the two dissimilar materials, with the
layers of one material etched relative the layers of the other
material to form indentations of the one material. The platen
is then oriented such that the indentations are perpendicular
to a surface to be imprinted.
In the prior United States patents of one of the inventors
of the present invention, Dr. Nathanial R. Quick disclosed
various processes for forming diverse types of apertures or
vias, conductors, semiconductors, insulators and semiconductor components within a wide band gap semiconductor
substrate. Many of these processes incorporated the laser
synthesis of a wide-bandgap semiconductor substrate.
The prior patents of Dr. Nathanial R. Quick include the
following United States Letters patent, namely U.S. Pat. No.
5,145,741, U.S. Pat. No. 5,391,841, U.S. Pat. No. 5,837,607,
U.S. Pat. No. 6,025,609, U.S. Pat. No. 6,054,375 and U.S.
Pat. No. 6,271,576.
It is a primary object of the present invention to provide
further process for fabricating semiconductor components
based on the previous inventions of Dr. Nathanial R. Quick.
Another object of this invention is to provide an improved
process for fabricating semiconductor components that
locates a component and orients the semiconductor components
Another object of this invention is to provide an improved
process for fabricating semiconductor components such as
diodes, field effect transistors and the like.
Another object of this invention is to provide an improved
process for fabricating semiconductor components with
enhanced high frequency and high power performance.
The foregoing has outlined some of the more pertinent
objects of the present invention. These objects should be
construed as being merely illustrative of some of the more
prominent features and applications of the invention. Many
other beneficial results can be obtained by modifying the
invention within the scope of the invention. Accordingly
other objects in a full understanding of the invention may be
had by referring to the summary of the invention and the
detailed description describing the preferred embodiment of
the invention.

material. A fourth laser beam is directed onto the second
semiconductor material for forming a second conductive
element in electrical contact with the first semiconductor
material.
In another embodiment of the invention, the invention
relates to an improved process of fabricating a semiconductor component in a substrate. A first laser beam is directed
onto the substrate for ablating the substrate to form a void.
A second laser beam is directed within the void for forming
a first conductive element. A third laser beam is directed
within the void in the presence of a first depositing atmosphere for depositing a first semiconductor material upon the
first conductive element to accumulate within the void with
the first semiconductor material. A fourth laser beam is
directed within the void in the presence of a second depositing atmosphere for depositing a second semiconductor
material upon the first semiconductor material to accumulate
within the void. A fifth laser beam is directed onto the second
semiconductor material for forming a second conductive
element.
The foregoing has outlined rather broadly the more pertinent and important features of the present invention in
order that the detailed description that follows may be better
understood so that the present contribution to the art can be
more fully appreciated. Additional features of the invention
will be described hereinafter which form the subject matter
of the invention. It should be appreciated by those skilled in
the art that the conception and the specific embodiments
disclosed may be readily utilized as a basis for modifying or
designing other structures for carrying out the same purposes of the present invention. It should also be realized by
those skilled in the art that such equivalent constructions do
not depart from the spirit and scope of the invention.
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A specific embodiment of the present invention is shown
in the attached drawings. For the purpose of summarizing
the invention, the invention relates to an improved process
for in-situ fabricating a semiconductor component in a
substrate. A substrate is ablated with a first laser beam to
form a void therein. A first conductive element is formed in
the void of the substrate with a second laser beam. A
semiconductor material is deposited upon the first conductive element with a third laser beam operating in the presence of a depositing atmosphere. A second conductive
element is formed on the first semiconductor material with
a fourth laser beam. The process may be used for fabricating
a Schottky barrier diode or a junction field effect transistor
and the like.
In a more specific embodiment of the invention, a first
laser beam is directed onto the substrate for ablating the
substrate to form a void. A second laser beam is directed
within the void for forming a first conductive element. A
third laser beam is directed within the void in the presence
of a first depositing atmosphere for depositing a first semiconductor material upon the first conductive element to
accumulate within the void with the first semiconductor

50

55

60

65

BRIEF DESCRIPTION OF THE DRAWINGS
For a fuller understanding of the nature and objects of the
invention, reference should be made to the following
detailed description taken in connection with the accompanying drawings in which:
FIG. 1 is a side view of an air-tight chamber with a
thermal energy beam impinging on a semiconductor substrate for forming a semiconductor component in a substrate;
FIG. 2 is an enlarged isometric view of a first example of
the semiconductor component formed in the substrate
through the process of FIG. 1;
FIG. 3 is an enlarged isometric view of a second example
of the semiconductor component formed in the substrate
through the process of FIG. 1;
FIG. 4 is a first step in the process of forming the
semiconductor component of FIG. 2 illustrating a first laser
beam directed onto the substrate;
FIG. 5 is a second step in the process of forming the
semiconductor component of FIG. 2 illustrating the ablation
of the substrate to form a void therein;
FIG. 6 is a third step in the process of forming the
semiconductor component of FIG. 2 illustrating a second
laser beam directed into the void for forming a first conductive element;
FIG. 7 is a fourth step in the process of forming the
semiconductor component of FIG. 2 illustrating a third laser
beam directed into the void in the presence of a depositing
atmosphere for depositing a semiconductor material upon
the first conductive element to accumulate within the void;
FIG. 8 is a fifth step in the process of forming the
semiconductor component of FIG. 2 illustrating a fourth
laser beam directed into the deposited semiconductor mate-

US 7,268,063 Bl
5

6

rial in the presence of a doping atmosphere for converting
the deposited semiconductor material into a first type of
semiconductor;
FIG. 9 is a sixth step in the process of forming the
semiconductor component of FIG. 2 illustrating a fifth laser
beam directed onto the converted semiconductor material
for forming a second conductive element;
FIG. 10 is a first step in the process of forming the
semiconductor component of FIG. 3 illustrating a first laser
beam directed onto the substrate;
FIG. 11 is a second step in the process of forming the
semiconductor component of FIG. 3 illustrating the ablation
of the substrate to form a void therein;
FIG. 12 is a third step in the process of forming the
semiconductor component of FIG. 3 illustrating a second
laser beam directed into the void for forming a first conductive element;
FIG. 13 is a fourth step in the process of forming the
semiconductor component of FIG. 3 illustrating a third laser
beam directed into the void in the presence of a first
depositing atmosphere for depositing a first semiconductor
material upon the first conductive element to accumulate
within the void;
FIG. 14 is a fifth step in the process of forming the
semiconductor component of FIG. 3 illustrating a fourth
laser beam directed onto the deposited first semiconductor
material in the presence of a first doping atmosphere for
converting a first portion of the deposited first semiconductor material into a first type of semiconductor;
FIG. 15 is a sixth step in the process of forming the
semiconductor component of FIG. 3 illustrating a fifth laser
beam directed onto the deposited first semiconductor material in the presence of a second doping atmosphere for
converting a second portion of the deposited first semiconductor material into a second type of semiconductor;
FIG. 16 is a seventh step in the process of forming the
semiconductor component of FIG. 3 illustrating a sixth laser
beam directed into the void in the presence of a second
depositing atmosphere for depositing a second semiconductor material to accumulate within the void; and
FIG. 17 is an eight step in the process of forming the
semiconductor component of FIG. 3 illustrating a seventh
laser beam directed onto the deposited second semiconductor material in the presence of a second doping atmosphere
for converting a second portion of the deposited second
semiconductor material into a second type of semiconductor;
FIG. 18 is a ninth step in the process of forming the
semiconductor component of FIG. 3 illustrating an eighth
laser beam directed onto the converted second semiconductor material for forming a second and a third conductive
element;
FIG. 19 is an enlarged isometric view of a third example
of the an array of semiconductor components formed in the
substrate through the process of FIG. 1;
FIG. 20 is a first step in the process of forming the array
of semiconductor components of FIG. 19 illustrating the
ablation of the substrate to form a void therein;
FIG. 21 is a second step in the process of forming the
array of semiconductor components of FIG. 19 illustrating
the formation of a first conductive element;
FIG. 22 is a third step in the process of forming the array
of semiconductor components of FIG. 19 illustrating the
deposition of a semiconductor material within the void;
FIG. 23 is a fourth step in the process of forming the array
of semiconductor components of FIG. 19 illustrating the

conversion of the deposited semiconductor material into
alternating bands of a first type of semiconductor and an
insulator;
FIG. 24 is a fifth step in the process of forming the array
of semiconductor components of FIG. 19 illustrating formation of a conductive element upon the array of the first
type of semiconductors.
Similar reference characters refer to similar parts throughout the several Figures of the drawings.
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FIG. 1 is a side view of an apparatus 5 for in-situ forming
a semiconductor component 10 in a semiconductor substrate
20. The semiconductor substrate 20 is shown located in an
air-tight chamber 30. The chamber 30 has an inlet and valve
combination 31 and outlet and valve combination 32 connected to the side wall of the chamber 30 for injecting and
removing gases into and therefrom, respectively. The chamber 30 includes an airtight laser beam transmission window
34 disposed for transmitting a laser beam into the chamber
30. The chamber 30 is dispose on a support member 36
forming an airtight seal therewith.
The semiconductor substrate 20 defines a first and a
second side 21 and 22 and a peripheral edge 23. Although
the semiconductor substrate 20 is shown as a square, the
present invention is not limited by the physical configuration
of the semiconductor substrate 20 as shown herein. The
semiconductor substrate 20 may be formed as a monolith or
a thin film substrate having suitable properties for forming
the semiconductor component 10 in the semiconductor
substrate 20.
A thermal energy beam 40 is shown emanating from a
source 42 to impinge on the first surface 21 of the semiconductor substrate 20 for forming the semiconductor component 10. In one example, the thermal energy beam 40 is a
beam of charged particles such as a beam of electrons or a
beam of ions. The source 42 of the beam of charged particles
is located within the chamber 40. In another example, the
thermal energy beam 40 is a beam of electromagnetic
radiation such as a laser beam. Examples of a suitable source
of the laser beam include a Nd:YAG laser, a frequency
double 2w, Nd:YAG laser or an Excimer laser. The source 42
of the beam of electromagnetic radiation may be located
outside of the chamber 30 and being transferred through the
airtight laser beam transmission window 34.
FIG. 2 is an enlarged isometric view of a first example of
the semiconductor component lOA formed by the process
shown in FIG. 1. In this example, the semiconductor component lOA is a nanosize semiconductor diode shown as a
Schottky barrier diode. Although the semiconductor component lOA has been shown as a Schottky barrier diode, it
should be understood that the present process may be used
for fabricating various types of semiconductor component
lOA.
The semiconductor substrate 20A defines a first and a
second side 21A and 22A and a peripheral edge 23A with the
semiconductor component lOA formed within the void 25A.
The semiconductor component lOA comprises a first and a
second conductive element 51A and 52A. The first conductive element 51A forms an Ohmic connection with one side
of the first type of semiconductor material 61A. The second
conductive element 52A forms a barrier junction with the
other side of the first type of semiconductor material 61A.
Electrical connectors 71A and 72A are affixed to the first and
second conductive elements 51A and 52A, respectively.
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FIG. 3 is an enlarged view of a second example of the
semiconductor component lOB formed by the process
shown in FIG. 1. In this example, the semiconductor component lOB is a nanosize semiconductor transistor shown as
a junction field effect transistor (JFET). Although the semiconductor component lOB has been shown as a junction
field effect transistor (JFET), it should be understood that the
present process may be used for fabricating various types of
semiconductor component lOB.
The semiconductor substrate 20B defines a first and a
second side 21B and 22B and a peripheral edge 23B with the
semiconductor component lOB formed within the void 25B.
The semiconductor component lOB comprises a first, a
second and a third conductive element 51B, 52B and 53B.
The first conductive element 51B forms an ohmic connection with the first type of semiconductor material 61B. The
second and third conductive elements 52B and 53B form
ohmic connections with the second type of semiconductor
material 62B. The first conductive element 51B is connected
to a gate of the junction field effect transistor (JFET) lOB
whereas the second and third conductive elements 52B and
53B are connected to a source and a drain of the junction
field effect transistor (JFET) lOB. Electrical connectors 71A,
72A and 73A are affixed to the first, second and third
conductive elements 51A, 52A and 53A, respectively.
FIGS. 4-9 illustrate the process steps of forming the
semiconductor component lOA shown in FIG. 2. The semiconductor component lOA is formed in situ by a laser
synthesis process shown in FIG. 1. It should be appreciated
that the apparatus of FIG. 1 may be used with various types
of semiconductor substrate materials and various types of
doping and/or depositing atmospheres.
The term "laser synthesis" and "laser synthesized" is used
to broadly define the rapid thermal heating and/or melting
and the rapid cooling and/or solidification of a selected area
of the semiconductor substrate by a laser beam to cause a
change in the chemical, electrical and/or physical change to
selected area of the semiconductor substrate. The thermal
heating and/or melting by the laser beam may be accompanied by the use of gases, such as air, oxygen or other
gas/vapor mixtures to cause further changes in the chemical,
electrical and/or physical change to selected area of the
semiconductor substrate.
FIG. 4 is a first step in the process of forming the
semiconductor component lOA of FIG. 2 illustrating a first
laser beam 40 directed onto the substrate 20A. The semiconductor component lOA is formed within a semiconductor
substrate 20A. Preferably, the semiconductor substrate 20
has a bandgap greater than 2.0 electron volts. In one
example, the semiconductor substrate 20 is selected from the
IV group of the periodic table and having bandgap greater
than 2.0 electron volts.
In still a more specific example of the invention, the
semiconductor substrate 20A may be essentially a single
crystal compound. The elements of the single crystal compound selected are from the III group and the V group of the
periodic table and having bandgap greater than 2.0 electron
volts. Preferably, one element of the compound has a higher
melting point element than the other element of the compound. Specific examples of the wide-bandgap semiconductor compound are selected from the group consisting of
Aluminum Nitride, Silicon Carbide, Boron Nitride, Gallium
Nitride and diamond.
In this example the semiconductor substrate 20A is shown
as a semi-insulating or insulating vanadium doped silicon
carbide wafer. The vanadium doped silicon carbide wafer

may be formed through a laser doping process using a
metal-organic atmosphere to provide a source for the vanadium doping.
FIG. 5 is a second step in the process of forming the
semiconductor component lOA of FIG. 2 illustrating the
ablation of the semiconductor substrate 20A to form a void
25A therein. The step of ablating comprises directing a first
laser beam 40 onto the semiconductor substrate 20A to form
a void 25A within the semiconductor substrate 20A. Preferably, the process of ablating the semiconductor substrate
20A converts a portion of the semiconductor substrate
material 20A directly into a gas phase by evaporation and/or
sublimation.
The following is an example of the parameters used for
forming the void 25A within the semiconductor substrate
20A. The void 25A was formed in an inert atmosphere such
as argon or in a vacuum.
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EXAMPLE I
A complete conversion of silicon carbide to the gas phase
is accomplished at temperatures equal to or greater than
3500° C. Nd:YAG laser operating at 1064 nm wavelength, 2 KHz pulse repetition rate, 42 watts power,
0.025 cm beam diameter for the ablation process of
silicon carbide. A volume of3x10- 5 cc can be removed
in 5 seconds from a 0.0635 cm thick silicon carbide
wafer (vanadium doped) substrate. This ablation process yields an ablation rate of 6xl0- 6 cc/sec. An ablation rate of 6xl0- 6 cc/sec. corresponds to a power
density (intensity) of 5350 W/cm2 at a pulse repetition
rate of 2 KHz.
Preferably, an excimer laser in the range 157 nm-351 nm
(Lambda Physik) is used in the ablation process since
structural dimensions of the semiconductor component lOA
are limited to one half (1h) of the laser wavelength. The
excimer laser enables structural dimensions of the semiconductor component lOA to be reduced to 80--17 5 nm. It
should be appreciated by those skilled in the art that other
optical devices such as diffractive optical elements and the
like can further reduce the size of structural dimensions of
the semiconductor component 1OA as is well know in the art.
FIG. 6 is a third step in the process of forming the
semiconductor component lOA of FIG. 2 illustrating a
second laser beam 40 directed into the void 25A for forming
a first conductive element 51A. The conductive element 51A
is formed by directing a thermal energy beam onto the
semiconductor substrate 20A to heat a region for changing
the structure of the semiconductor substrate 20A into the
conductive element 51A. The exact mechanism of forming
the conductive element 51A within the semiconductor 20A
is not fully understood at this time. One theory of the
mechanism of forming the conductive element 51A comprises the transformation of either a single crystal semiconductor 20A or an aligned polycrystalline semiconductor 20A
to a carbon rich silicon carbide phase.
It is believed the thermal energy beam 40 changes the
crystal structure of a semiconductor substrate 20A formed as
a single crystal or an aligned polycrystalline elemental
material to provide the conductive element 51A. It is further
believed the thermal energy beam 40 increasing the concentration of the higher melting point element of a single crystal
or an aligned polycrystalline compound material to provide
the conductive element 51A. In the example of silicon
carbide, the higher melting point element carbon of the

US 7,268,063 Bl
9

10

silicon carbide provides the conductive element 51A. The
conductive element 51A has conductive properties less than
10-2 ohm-cm.
The following is an example of the parameters used for
forming the conductive element 51 in FIG. 6. The conductive element 51 was formed in an atmosphere of nitrogen but
it should be understood the conductive element 51 may be
formed in other atmospheres including argon and the like.

The following is a specific example of the depositing a
semiconductor material S upon the first conductive element
51A comprises directing a third laser beam within the void
25A.

EXAMPLE II
4H-Silicon Carbide single crystal substrate was irradiated
with Nd:YAG, 1064 nm wavelength emisson, having a
260 ns pulse width, 35 kHz pulse repetition rate
Q-switched laser, using an optimal power of 69.3 W.
The 4H-Silicon Carbide single crystal substrate was
positioned in an air-tight chamber with an atmosphere
of Nitrogen gas. The laser beam was transmitted
through a soda-lime glass window. Beam scanning was
achieved either by a galvo-mirror or an x-y programmable table. Nanoribbon conductors having a nanopolycrystalline structure, as analyzed by high resolution transmission electron microscopy (Techni F30)
using selected area electron diffraction (SAED) after
focused ion beam milling, were formed within the
substrate using an optimal intensity of 8820 W/cm2 in
a nitrogen environment. The heating rate and cooling
rate was approximately a factor of 10 (an order or
magnitude) than for micro-conductors formed in the
prior art. The intensity used for the micro-conductors
was 1003 W/cm2 . These process conditions resulted in
a laser-material interaction time greater than 0.01 sec.
The nano-ribbon conductors formed a heterostructure
having a carbon atomic% ranging from 75-100% and
a resistivity less than 10- 2 ohm-cm. The nano-ribbon
conductors formed in bundles 50-60 nm thick incorporating 15-17 layers.
A more through discussion for forming the conductive
element 51 within the semiconductor substrate 20A is set
forth in U.S. patent application Ser. No. 10/262,310 filed
Sep. 30, 2002 the disclosure of which is hereby incorporated
by reference into the present application as if fully set forth
herein.
FIG. 7 is a fourth step in the process of forming the
semiconductor component lOA of FIG. 2 illustrating a third
laser beam directed into the void 25A in the presence of a
first depositing atmosphere (SA) for depositing a first semiconductor material S upon the first conductive element 51A
to accumulate within the void 25A.
The step of depositing a semiconductor material S upon
the first conductive element 51A comprises directing a third
laser beam within the void 25A in the presence of a first
depositing atmosphere SA for depositing the semiconductor
material S upon the first conductive element 51A to accumulate within the void 25A. In the example of silicon
carbide, intrinsic silicon carbide semiconductor accumulates
within the void 25A of the semiconductor substrate 20A.
The semiconductor material S is added within the void
25A by directing the laser beam onto a selected portion of
the void 25A of the semiconductor substrate in the presence
of a depositing gas SA. The laser beam heats the selected
portion of the semiconductor substrate 20A as well as
heating and/or dissociating the depositing gas SA. The
heated and/or dissociated depositing gas component interacts with the heated selected portion of the semiconductor
substrate 20A to promote the growth of crystal of the
semiconductor material (s) within the void.

EXAMPLE IV
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A gas such as tetramethylsilane (TMS) or diethylsilane
(DES), single gas sources for both carbon and silicon or
gaseous mixtures of silane (a source for silicon) and
methane or acetylene (sources for carbon) are used.
TMS and DES type sources are preferred. The laser
dissociates the gas(es) and directs the deposition of
silicon and carbon. This is a maskless process. Laser
power densities on the order of 100 W/cm2 are used,
which are an order of magnitude less than those used
for synthesis, doping and ablation. Deposition rates as
high as 4.5xl0- 3 cm/s in the area of the beam are
obtained (ref: J. V. Thompkins et al, Advances in
Selective Area Laser Deposition of Silicon Carbide",
Solid Freeform Fabrication Proceedings, 1994, pp.
412-421.)
FIG. 8 is a fifth step in the process of forming the
semiconductor component lOA of FIG. 2 illustrating the step
of converting the deposited semiconductor material S into a
first type of semiconductor 61A. The step of converting the
deposited semiconductor material S into the first type of
semiconductor 61A comprises directing a fourth laser beam
into the deposited semiconductor material S in the presence
of a doping atmosphere N for converting the deposited
semiconductor material S into a first type of semiconductor
61A.
The deposited semiconductor material S may be doped by
directing the laser beam 40 onto a selected portion of the
deposited semiconductor material S in the presence of a
doping gas N. The laser beam 40 heats the selected portion
of the deposited semiconductor material Sas well as heating
and/or dissociating the doping gas N. The heated and/or
dissociated doping gas component diffuses into the heated
selected portion of the deposited semiconductor material S
to create a specific type of the doped semiconductor material
61A.
A chemical doping during the laser synthesis or conversion process may enhance the change in the chemical,
electrical and/or physical properties of the semiconductor
substrate 20A. The doping process occurs within the chamber 30 of FIG. 1 simultaneously with the irradiating by the
laser beam 40 of selected areas of the semiconductor substrate 20A. The laser beam 40 causes the doping gas N to
chemically disassociate and diffuse into the selected areas of
the semiconductor substrate 20A. The combination of the
irradiation by the laser beam 40 and the diffusion of a doping
gas N cause chemical, electrical and physical changes in the
properties of the semiconductor substrate 20A.
In the example of Silicon Carbide, a nitrogen doping gas
the deposited semiconductor material S results in a N-type
semiconductor material 61A. Although the FIG. 8 sets forth
a separate process step of doping the deposited semiconductor material S, it should be understood that the process
step of doping the deposited semiconductor material S may
be accomplished simultaneously with the process step of
depositing the semiconductor material S upon the first
conductive element 51A shown in FIG. 7. In the case of
Silicon Carbide, the process sets of FIGS. 7 and 8 may be
accomplished simultaneously by mixing a nitrogen gas with
a metal-organic gas.
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The following is an example of the dopants and materials
generated by a laser synthesis process of the present invention.

parameters to create a silicon rich phase or by directing a
fifth laser beam onto the converted semiconductor material
61A in the presence of a doping material such as a silane gas
for forming a second conductive element 52A.
The completed semiconductor component 10 is shown in
FIG. 2. The electrical connectors 71 and 72 are shown
affixed to the first and second conductive elements 51A and
52A, respectively. The first conductive elements 51A
extends beyond the semiconductor material 61A for facilitating the connection of the electrical connector 71 to the
first conductive element 51A. Although the semiconductor
component lOA has been shown as a diode, it should be
understood that the present process can be used for fabricating various types of semiconductor component lOA.
The length of the first semiconductor material 61A and
conductive elements 51A and 52A controls the power handling capacity of the semiconductor component lOA. The
length of the first semiconductor material 61A can range
from nanometers to any size limited only by the size of the
semiconductor substrate 20A. The length of the first semiconductor material 61A and conductive elements 51A and
52A may take various geometrical forms such as a linear
geometrical form, a curved geometrical form, a serpentine
geometrical form and the like. Furthermore, the first semiconductor material 61A and conductive elements 51A and
52A may extend on multiple surfaces of the semiconductor
substrate 20A.
FIGS. 10-18 illustrate the process steps of forming the
semiconductor component lOB shown in FIG. 3. The semiconductor component lOB is formed by a laser synthesis the
process shown in FIG. 1. The semiconductor component
lOB is a nanosize semiconductor transistor shown as a
junction field effect transistor (JFET) but it should be
understood that the present process may be used for fabrieating various types of semiconductor component lOB.
FIG. 10 is a first step in the process of forming the
semiconductor component lOB of FIG. 3 illustrating a first
laser beam 40 directed onto the semiconductor substrate
20B. The semiconductor substrate 20B may have the same
chemical, electrical and/or physical properties as the semiconductor substrate 20A shown in FIGS. 4-9.
FIG. 11 is a second step in the process of forming the
semiconductor component lOB of FIG. 3 illustrating the
ablation of the semiconductor substrate 20B to form a void
25B therein. The step of ablating comprises directing a first
laser beam 40 onto the semiconductor substrate 20B to form
a void 25B within the semiconductor substrate 20B. The
process of ablating the semiconductor substrate 20B of FIG.
11 is substantially similar to the process of ablating the
semiconductor substrate 20A shown in FIG. 5.
FIG. 12 is a third step in the process of forming the
semiconductor component lOB of FIG. 3 illustrating a
second laser beam 40 directed into the void 25B for forming
a first conductive element 51B. The conductive element 51B
is formed by directing a thermal energy beam onto the
semiconductor substrate 20B to heat a region for changing
the structure of the semiconductor substrate 20B into the
conductive element 51B. The process of forming the first
conductive element 51B of FIG. 12 is substantially similar
to the process of forming the first conductive element 51A
of FIG. 6. In contrast to FIG. 6, the first conductive element
51B of FIG. 12 extends only partially along the length of the
void 25B.
FIG. 13 is a fourth step in the process of forming the
semiconductor component of FIG. 3 illustrating a third laser
beam directed into the void 25B in the presence of a first
depositing atmosphere (SA) for depositing a first semicon-

EXAMPLE III

DOPANTS AND MATERIALS GENERATED BY
LASER SYNTHESIS

Dopant
Source

Dopant

Di-Borane Boron

RESULTANT
MATERIALS
(No Oxygen Present)
Aluminum Nitride

Boron
Boron Nitride(s)
Aluminum Boride
Silane
Silicon
Silicon(s)
Silicon Nitride(i)
Phosphine Phosphorous Phosphorous
Titaniwn
Titanium
Titanium(c)
Aluminum-Phosphide(s)
tetra
chloride
Titaniwn
Titanium nitride(c)
ethoxide
Titanium Aluminide(c)
Aluminum Alwninwn
Aluminum
secAluminum Nitride(s)
butoxide
Nickel
Tetra
Nickel
Carbonyl
Nickel Aluminide(c)
Nickel
Tungsten Tungsten
Tungsten
hexaTungsten Nitride
fluoride
Nitrogen
Nitrogen
Nitrogen
Trimethyl- Aluminum
Aluminum
aluminwn
Vanadium Vanadium
Vanadium
tris-acetylacetonate

RESULTANT
MATERIALS (No
Oxygen Present)
Silicon Carbide

10

15

Boron (p-type)
Boron Carbide(i)
Silicon(s)
Silicon Carbide(s)
Phosphorous(n-type)
Titanium(s)
Boron
Titanium Silicide(s)
Titanium Carbide
Aluminum(p-type)
Aluminum Carbide

20

25

Nickel(c)
Nickel Carbide
Nickel Sulicide
Tungsten(c)
Tungsten-Carbide(c)
Tungsten
Nitrogen (n-type)
Aluminum (p-type)

30

Vanadium (semiinsulating)

35

A more through discussion for doping a first semiconductor material 61Ais set forth in U.S. Pat. No. 5,145,741, U.S.
Pat. No. 5,391,841, U.S. Pat. No. 5,837,607, U.S. Pat. No.
6,025,609, U.S. Pat. No. 6,054,375 and U.S. Pat. No.
6,271,576 the disclosure of which is hereby incorporated by
reference into the present application as if fully set forth
herein.
FIG. 9 is a sixth step in the process of forming the
semiconductor component of FIG. 2 illustrating the forming
a second conductive element 52A upon the converted semiconductor material 61A. The process of forming a second
conductive element 52A comprises directing a fifth laser
beam onto the converted semiconductor material 61A for
forming a second conductive element 52A. The process of
forming the second conductive element 52A upon the converted semiconductor material 61A is similar to the process
of forming the first conductive element 51A within the void
25A as previously set forth with reference to FIG. 6.
In contrast to the Ohmic connection between the first
conductive element 51A and the first semiconductor material
61A, a barrier junction is created between the second
conductive element 52A and the first semiconductor material
61A. The control of the laser intensity, laser duration and the
dopants during the formation of the first semiconductor
material 61A creates the barrier junction between the second
conductive element 52A and the first semiconductor material
61A. The barrier junction creates a Schottky barrier diode.
In the case of Silicon Carbide, an enhanced rectifying barrier
junction is formed directly by appropriate selection of laser
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ductor material S upon the first conductive element 51B to
accumulate within the void 25B.
The step of depositing the first semiconductor material (S)
upon the first conductive element 51B comprises directing a
third laser beam within the void 25B in the presence of a first
depositing atmosphere (SA) for depositing the first semiconductor material S. The first semiconductor material S is
deposited within the void 25B to extend along the entire
length of the void 25B.
FIG. 14 is a fifth step in the process of forming the
semiconductor component lOB of FIG. 3 illustrating a
fourth laser beam directed onto the deposited semiconductor
material S for forming a first semiconductor material 61B
within the void 25B. The process of forming a first semiconductor material 61B within the void 25B is substantially
similar to the process of forming a first semiconductor
material 61A within the void 25A shown in FIG. 5.
The process of forming the semiconductor component
1OB includes the step of converting a portion of the deposited semiconductor material S into a first type of semiconductor 61B. The step of converting the portion of the
deposited semiconductor material S into the first type of
semiconductor 61A comprises directing the fourth laser
beam 40 into the selected area of the deposited semiconductor material S in the presence of a doping atmosphere P
for converting the deposited semiconductor material S into
the first type of semiconductor 61B.
The deposited semiconductor material S is doped by
directing the laser beam 40 onto the selected portion of the
deposited semiconductor material S in the presence of the
doping gas P. The laser beam 40 heats the selected portion
of the deposited semiconductor material Sas well as heating
and/or dissociating the doping gas P. The heated and/or
dissociated doping gas component P diffuses into the heated
selected portion of the deposited semiconductor material S
to create a specific type of the doped semiconductor material
61B. In the example of Silicon Carbide, a trimethylaluminum doping gas/vapor the deposited semiconductor material
S results in a P-type semiconductor material 61A.
FIG. 15 is a sixth step in the process of forming the
semiconductor component lOB of FIG. 3 illustrating a fifth
laser beam directed onto the deposited semiconductor material S for forming a second semiconductor material 62B
within the void 25B. The process of forming a second
semiconductor material 62B within the void 25B is substantially similar to the process of forming a first semiconductor
material 61A within the void 25A shown in FIG. 14.
The process of forming the semiconductor component
1OB includes the step of converting portions of the deposited
semiconductor material S into a second type of semiconductor 62B. The step of converting the portions of the
deposited semiconductor material S into the second type of
semiconductor 62A comprises directing the fifth laser beam
40 into the selected areas of the deposited semiconductor
material S in the presence of a doping atmosphere N for
converting the deposited semiconductor material S into the
second type of semiconductor 62B.
The deposited semiconductor material S is doped by
directing the laser beam 40 onto the selected portions of the
deposited semiconductor material S in the presence of the
doping gas N. The laser beam 40 heats the selected portion
of the deposited semiconductor material Sas well as heating
and/or dissociating the doping gas N. The heated and/or
dissociated doping gas component N diffuses into the heated
selected portion of the deposited semiconductor material S
to create a specific type of the doped semiconductor material
62B. In the example of Silicon Carbide, a nitrogen doping

gas the deposited semiconductor material S results in a
N-type semiconductor material 62A.
FIG. 16 is a seventh step in the process of forming the
semiconductor component lOB of FIG. 3 illustrating a sixth
laser beam 40 directed into the void 25B in the presence of
a second depositing atmosphere for depositing addition
second semiconductor material T to accumulate within the
void 25B.
The step of depositing the second semiconductor material
(T) comprises directing a sixth laser beam 40 within the void
25B in the presence of a second depositing atmosphere (TA)
for depositing the second semiconductor material T. The
second semiconductor material T is deposited within the
void 25B to extend along the entire length of the void 25B.
The process of depositing the second semiconductor material (T) within the void 25B is substantially similar to the
process of depositing the first semiconductor material (S)
within the void 25B within the void 25A shown in FIG. 13.
FIG. 17 is a eighth step in the process of forming the
semiconductor component lOB of FIG. 3 illustrating a
seventh laser beam 40 directed onto the second deposited
semiconductor material T for forming a second semiconductor material 63B within the void 25B. The process of
forming a second semiconductor material 63B within the
void 25B is substantially similar to the process of forming a
second semiconductor material 62A within the void 25A
shown in FIG. 15.
The process of forming the semiconductor component
lOB includes the step of converting the second deposited
semiconductor material T into a second type of semiconductor 6TB. The step of converting the second deposited
semiconductor material T into the second type of semiconductor 63A comprises directing the seventh laser beam 40
into the second deposited semiconductor material T in the
presence of a doping atmosphere N for converting the
second deposited semiconductor material T into the second
type of semiconductor 63B.
Preferably, the step of converting the second deposited
semiconductor material T into the second type of the semiconductor 63A established the semiconductor 63A to be
identical to the semiconductor 62A.
The completed semiconductor component lOB is shown
in FIG. 3. The electrical connectors 71B, 72B and 73B are
shown affixed to the first, second and third conductive
elements 51B 52B and 53B, respectively. The first conductive elements 51B extends beyond the semiconductor material 61B for facilitating the connection of the electrical
connector 71B to the first conductive element 51B. Although
the semiconductor component lOB has been shown as a field
effect transistor, it should be understood that the present
process can be used for fabricating various types of semiconductor component lOB.
The length of the first semiconductor material 61B controls the power handling capacity of the semiconductor
component lOB. The length of the first semiconductor
material 61B can range from nanometers to any size limited
only by the size of the semiconductor substrate 20B. The
length of the first semiconductor material 61B may take
various geometrical forms such as a linear geometrical form,
a curved geometrical form, a serpentine geometrical form
and the like. Furthermore, the first semiconductor material
61B may extend on multiple surfaces of the semiconductor
substrate 20B.
FIG. 19 is an enlarged isometric view of a third example
of an array of semiconductor components 1OC formed in the
substrate 20C through the process of FIG. 1. In this example,
the semiconductor component 1OC is an array of a nano size
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semiconductor diode shown as a Schottky barrier diode.
a thermal energy beam 40. The semiconductor component
Although the semiconductor component lOC has been
10 is formed by direct conversion of selected areas of the
semiconductor substrate 20 through the use of a thermal
shown as a Schottky barrier diode, it should be understood
that the present process can be used for fabricating various
energy beam 40.
types of semiconductor component lOC.
Although the invention has been described in its preferred
The semiconductor substrate 20C defines a first and a
form with a certain degree of particularity, it is understood
second side 21C and 22C and a peripheral edge 23C with the
that the present disclosure of the preferred form has been
semiconductor component lOC formed within the void 25C.
made only by way of example and that numerous changes in
The semiconductor component lOC comprises a plurality of
the details of construction and the combination and arrangeconductive element 51C-55C. A conductive element 51C 10 ment of parts may be resorted to without departing from the
forms an Ohmic connection with one side of each of the
spirit and scope of the invention.
array of the first type of semiconductor material 61C. The
What is claimed is:
conductive elements 52C-55C form barrier junctions with
1. The process of fabricating a semiconductor component
the other side of each of the array of the first type of
in a substrate, comprising the steps of:
semiconductor material 61C. An array of insulators 65C is 15
forming a first conductive element in a void of a substrate
interposed between each of the array of the first type of
with a first laser beam;
semiconductor material 61C. An electrical connector 71C is
depositing a semiconductor material upon the first conaffixed to the conductive element 51C whereas the electrical
ductive element with a second laser beam operating in
connectors 71C-75C are affixed to the conductive elements
the presence of a depositing atmosphere; and
51C-55C, respectively.
20
forming a second conductive element on the deposited
FIG. 20 is a first step in the process of forming the array
semiconductor material with a third laser beam.
of semiconductor components lOC of FIG. 19 illustrating
2. The process of fabricating a semiconductor component
the ablation of the substrate 20C to form a void 25C therein.
as set forth in claim 1, wherein the substrate is a single
The process of the ablation of the substrate 20C to form the
crystal compound.
void 25C is substantially similar to the process of ablation of 25
3. The process of fabricating a semiconductor component
the substrate 20A shown in FIG. 5.
as set forth in claim 1, wherein the step of forming a first
FIG. 21 is a second step in the process of forming the
conductive element in the void includes ablating the subarray of semiconductor components lOC of FIG. 19 illusstrate with a laser beam to form the void therein.
trating the formation of a first conductive element 51 C. The
4. The process of fabricating a semiconductor component
process of the formation of a first conductive element 51C 30 as set forth in claim 1, wherein the semiconductor compois substantially similar to the process of the formation of a
nent is a nanosize semiconductor component.
first conductive element 51A shown in FIG. 6.
5. The process of fabricating a semiconductor component
FIG. 22 is a third step in the process of forming the array
as set forth in claim 1, wherein the substrate is selected for
of semiconductor components lOC of FIG. 19 illustrating
the group consisting of Aluminum Nitride, Silicon Carbide,
the deposition of a semiconductor material S within the void 35
Boron Nitride, Gallium Nitride or diamond; and
25C. The process of the deposition of the semiconductor
the depositing atmosphere is selected for the group conmaterial S within the void 25C is substantially similar to the
sisting of nitrogen gas, trimethylaluminum gas, phosprocess of the deposition of the semiconductor material S
phine gas, di-borane gas, tungsten hexafloride gas,
within the void 25A shown in FIG. 7.
titanium tetra chloride gas, titanium ethoxide gas, aluFIG. 23 is a fourth step in the process of forming the array 40
minum sec-butoxide gas, silane gas and tetra carbonyl
of semiconductor components lOC of FIG. 19 illustrating
nickel gas.
the conversion of the deposited semiconductor material into
6. The process of fabricating a semiconductor component
alternating bands of a first type of semiconductor 61C and
in a substrate, comprising the steps of:
alternating bands of an insulator 65C. The process of the
directing a first laser beam onto the substrate for ablating
conversion of the deposited semiconductor material into 45
the substrate to form a void therein;
alternating bands of a first type of semiconductor 61C is
directing
a second laser beam within the void for forming
substantially similar to the process of the formation of
a first conductive element;
conductive element 52A upon the first type of semiconducdirecting a third laser beam within the void in the presence
tors 61A shown in FIG. 9. The process of the conversion of
of a first depositing atmosphere for depositing a first
the deposited semiconductor material into alternating bands 50
semiconductor material upon the first conductive eleof the insulator 65C is formed in a similar marmer in the
ment to accumulate within the void with the first
presence of a suitable doping gas. In the example of silicon
semiconductor material; and
carbide, a doping of vanadium, from a metal-organic such as
directing a fourth laser beam onto the first semiconductor
vanadium tris-acetylacetonate, will provide the insulator
material for forming a second conductive element.
65C.
55
7. The process of fabricating a semiconductor component
FIG. 24 is a sixth step in the process of forming the array
as set forth in claim 6, wherein the semiconductor compoof semiconductor components lOC of FIG. 19 illustrating
nent is a diode.
formation of conductive element 52C-55C upon the array of
8. The process of fabricating a semiconductor component
the first type of semiconductors lOC. The process of the
formation of conductive element 52C-55C upon the array of 60 as set forth in claim 6, wherein the semiconductor component is a Schottky barrier diode.
the first type of semiconductors 61C is substantially similar
9. The process of fabricating a semiconductor component
to the process of the formation of conductive element 52A
in a substrate, comprising the steps of:
upon the first type of semiconductors 61A shown in FIG. 9.
directing a first laser beam onto the substrate for ablating
The present invention provides an improved process for
the substrate to form a void therein;
forming a semiconductor component 10 in the semiconduc- 65
tor substrate 20. The semiconductor component 10 is formed
directing a second laser beam within the void for forming
in situ on the semiconductor substrate 20 through the use of
a first conductive element;
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directing a third laser beam within the void in the presence
of a first depositing atmosphere for depositing a first
semiconductor material upon the first conductive element to accumulate within the void with the first
semiconductor material;
directing a fourth laser beam within the void in the
presence of a second depositing atmosphere for depositing a second semiconductor material upon the first
semiconductor material to accumulate within the void;
10
and
directing a fifth laser beam onto the second semiconductor
material for forming a second conductive element in
electrical contact with the second semiconductor material.
10. The process of fabricating a semiconductor compo- 15
nent as set forth in claim 9, wherein the semiconductor
component is a transistor.
11. The process of fabricating a semiconductor component as set forth in claim 9, wherein the semiconductor
component is a field effect transistor.
20
12. The process of fabricating a semiconductor component in a substrate, comprising the steps of:
providing a crystalline or polycrystalline wide-bandgap
semiconductor substrate responsive to laser conver25
sion;
ablating the semiconductor substrate with a first laser
beam to form a void therein;
forming a first conductive element in the void of the
substrate with a second laser beam;
depositing a semiconductor material upon the first con- 30
ductive element with a third laser beam operating in the
presence of a depositing atmosphere;
providing a plurality of metallo-organic dopants containing gas/vapor for causing chemical changes in selected
areas of the deposited semiconductor material;
35
converting the deposited semiconductor material to a
converted semiconductor material by fourth laser beam
in the presence of the metal-organic dopants containing
gas/vapors;
forming a second conductive element on the converted 40
semiconductor material with a fifth laser beam.

18
13. The process of fabricating a semiconductor compo-

nent as set forth in claim 12, wherein the converted semiconductor converted material is a p-type semiconductor
material.
14. The process of fabricating a semiconductor component as set forth in claim 12, wherein the converted semiconductor converted material is an N-type semiconductor
material.
15. The process of fabricating a semiconductor component in a substrate, comprising the steps of:
providing a crystalline or polycrystalline wide-bandgap
semiconductor substrate that is responsive to laser
conversion;
ablating the semiconductor substrate with a first laser
beam to form a void therein;
forming a first conductive element in the void of the
substrate with a second laser beam;
depositing a first semiconductor material upon the first
conductive element with a third laser beam operating in
the presence of a depositing atmosphere;
providing a plurality of metal-organic dopants containing
gas/vapor for causing chemical changes in selected
areas of the deposited semiconductor material;
converting a first portion of the first deposited semiconductor material to a P-type semiconductor material by
fourth laser beam in the presence of the metallo-organic
dopants containing gas/vapors;
converting a second portion of the first deposited semiconductor material to a N-type semiconductor material
by fifth laser beam in the presence of the metalloorganic dopants containing gas/vapors;
depositing a second semiconductor material upon the first
deposited semiconductor material;
converting the second deposited semiconductor material
to a N-type semiconductor material by sixth laser beam
in the presence of the metal-organic dopants containing
gas/vapors; and
forming a second conductive element on the converted
semiconductor material with a seventh laser beam.
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